Undesired Ringing A digital clock has become corrupted by a

Undesired Ringing A digital clock has become corrupted by a

Undesired Ringing A digital clock has become corrupted by a ringing (undesired oscillations) as shown in Figure P7–90(a). The unwanted oscillations can cause false triggers and must be reduced. The clock can be modeled as an RLC series circuit as shown in Figure P7–55(b) with the voltage taken at node A. The parasitic capacitance is estimated at 0.01 μF and the Thévenin resistance at 330 Ω. From the graph determine the inductance L. Design an interface circuit that significantly reduces the ringing without significantly reducing the rise time (the time it takes the pulse to go from low to high or vice versa). The transition must occur in less than 80 μs and the “overshoot” (deviation from 0 or 5 V) must be less than ± 1.5 V. From the graph determine L. Then design a suitable interface to meet the output specifications. Use standard value components. Use Multisim to validate your design.
 

"You need a similar assignment done from scratch? Our qualified writers will help you with a guaranteed AI-free & plagiarism-free A+ quality paper, Confidentiality, Timely delivery & Livechat/phone Support.

Discount Code: CIPD30

Click ORDER NOW..